Home Advertise Magazine Events NETV Directory
  


Go with the flow
09/02/2009 Email to a friend
 
Success with leading edge chips depends on lowering the costs of design and manufacturing.

Go with the flowTraditionally, cost benefits came from migrating to a smaller process node, but scaling to 40nm introduces risks that can be disastrous without careful preparation.
To survive the transition to 40nm, tools and methods must be in place that mitigate risk. Perhaps the most important aspect is to have an efficient design flow that enables early estimation of key factors, such as power consumption and area and which uses best in class eda tools for predictable design closure. Sondrel’s design flow automation and management environment helps make the design process reliable and repeatable.
A design management environment helps engineers understand and control the implementation risks and requirements before beginning physical layout. For example, how many power domains are there and what methodology will be used for isolation level shifters, always on connections and distributed power switches? How many modes and corners will you use for timing closure? How will you manage the process and design variability inherent in 40nm ics?
These answers shed light on the detailed requirements for the design flow and help to find the best solutions for each challenge. Where off the shelf tools are not available, teams must employ people with experience and technical know how. This combination of accumulated knowledge, tools and techniques is encoded as the master design flow. Once articulated, this design flow directs all design efforts, minimising risk and uncertainty.

 
Author
Vincent Le Bars
 
 
Download Articles
 
P23-24.pdf
 
 
Supporting Information
http://www.sondrel.com
 
This material is protected by Findlay Media copyright 2010.
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.
 
Bookmark this article using:
 
Del.icio.us digg reddit Facebook StumbleUpon
 
 
Your comments / feedback
Do you have any comments or feedback on this article? Please contact us by filling in the form below.
NameHide name
Your Email Address
Comments
Send
We may edit your comments and not all entries will be published.
Terms and Conditions

To comment on news stories or blogs you need to complete our 60 second registration process. Once completed this then allows you to download any and all white papers, register for e-zines and access our detailed supplier directory for FREE.

If you are all ready a registered user then enter your e-mail address and login.

You will need to have logged in prior to entering your comments in the boxes provided.

Please enter your email address to login and gain free access to this site.
 
If you are using this site for the first time registration is quick and completely free.
 
Register Now - Register Now


Email Address :  

Remember Me: - If this box is ticked you will be automatically logged in when you return.

Important: To protect your privacy, do not select 'Remember Me' if other users have access to the computer you are using.

 
Related News
GlobalFoundries aims for high volume 28nm manufacturing
 
Glasgow spin out tackles variability in next generation chip design
 
Intel, Nokia combine forces to research next gen mobile interfaces
 
UKEA announces second ‘Anti Counterfeiting Forum’
 
Multicore with virtualisation a solution for next gen smart phones?
 
 
Related Technology
CMOS' future depends on statistics
 
Converting expectations
 
Coordinating collaboration: Board level technology
 
RDR or DFM? Which is best?
 
Back to front
 
 
Related Products
3D electromagnetic simulation software
 
 
Downloads
P23-24.pdf