Home Advertise Magazine Events NETV Directory
  


Go with the flow
07/11/2008 Email to a friend
 
How the Unifed Power Format can help to simplify low power design flows.

Go with the flowPower management and power integrity sign off is a serious challenge for ic designers, especially at smaller technology nodes. This means dynamic and static power minimisation must begin at the earliest design stage and continue throughout the RTL to GDSII flow.
It is also critical to have a common format throughout the design to improve productivity and minimise design iterations. A true open format, such as the Unified Power Format (UPF), ensures interoperability between different eda vendors.

Power considerations
* Dynamic power
Dynamic power dissipation occurs as logic gates switch states. During switching, power supplies must charge an internal capacitance associated with a gate’s transistors. The gate also must charge any external, or load, capacitances that comprise parasitic wire capacitances and input capacitances associated with downstream logic gate inputs.
The relationship between dynamic power dissipation (Pd), frequency (F), load capacitance (Cload) and supply voltage (V) is:

Pd = F.Cload.V2

As designers reduce a system’s clock frequency, they reduce switching activity. They also can gate a clock signal and distribute it only to the portions of an ic that need the signal at a given time. By balancing delays, they can minimise local data activity, glitches and hazards.
Designers can use two techniques to reduce capacitance: reduce the size of gate circuits; or apply a power aware placement algorithm to minimise the length of critical conductors.
By decreasing supply voltage, designers reduce power consumption, but they also reduce switching speed. To overcome this, different areas of a die can run at different voltages – key chip functions operate at one voltage, other circuits run at lower voltages.

 
Author
Yatin Trivedi
 
 
Supporting Information
http://www.magma-da.com
 
This material is protected by Findlay Media copyright 2010.
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.
 
Bookmark this article using:
 
Del.icio.us digg reddit Facebook StumbleUpon
 
 
Your comments / feedback
Do you have any comments or feedback on this article? Please contact us by filling in the form below.
NameHide name
Your Email Address
Comments
Send
We may edit your comments and not all entries will be published.
Terms and Conditions

To comment on news stories or blogs you need to complete our 60 second registration process. Once completed this then allows you to download any and all white papers, register for e-zines and access our detailed supplier directory for FREE.

If you are all ready a registered user then enter your e-mail address and login.

You will need to have logged in prior to entering your comments in the boxes provided.

Please enter your email address to login and gain free access to this site.
 
If you are using this site for the first time registration is quick and completely free.
 
Register Now - Register Now


Email Address :  

Remember Me: - If this box is ticked you will be automatically logged in when you return.

Important: To protect your privacy, do not select 'Remember Me' if other users have access to the computer you are using.

 
Related Companies
Magma Design Automation
 
 
Related News
Move supports Linux development on multicore processors
 
The TIPping point
 
EDA industry revenue down
 
Mentor positive for future
 
TSMC supports 28nm chip design and system in package
 
 
Related Technology
Back to front
 
Testing times for engineers
 
Modelling parasitics in sub-micron IC designs
 
Low power verification methodology
 
Switching options