New Electronics - For Electronic design engineers
 
   
Search :   Search Help    login

Mentor speeds SoC verification 19/02/2008
 
verification, SoC, architectural verification, functional verification Mentor Graphics is looking to speed the verification process in SoC designs with two tools that are said to use ‘breakthrough’ technology.
Questa is a multiview verification components tool which is said to support any level of abstraction – from gates to system level. This, it claims, ensures consistent model behaviour and provides verification teams with ways to improve performance and to increase coverage. The tool brings together technology acquired by Mentor’s earlier purchase of Spiratech and Lighthouse.
Meanwhile, the InFact intelligent testbench automation tool supports any testing technique. It generates self test, systematic, cross product, accelerated random and targeted testbenches, whilst synthesising grammar into sequences.
John Lenyo, director of marketing for Mentor’s design verification and test division, claimed: “We’re trying to bridge the gap between functional and architectural verification so users can do tests once. We’re trying to automate the right tests.”
 
Author
Graham Pitcher
 
 
Supporting Information
 
 http://www.mentor.com
 
Email this article
 
News Item
Linked Companies
 
 Mentor Graphics (UK) Ltd
 
 
News Item
Similar News Articles
 
  Synopsys donates verification methodology
 
  Lattice and Synplicity expand agreement
 
  NI unveils ARM extension for LabVIEW
 
  Synplicity moves to ease fpga design complexity
 
  Pushing productivity
 
 
News Item
Similar Technology Articles
 
  Spicing things up
 
  Integration initiative
 
  Getting plastered
 
  Differentiation by design
 
  The bigger picture